24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

4.3. STATE REDUCTION/MINIMIZATION

The state reduction is used to avoid the redundant states in the sequential circuits. The reduction in redundant states reduces the number of required Flip-Flops and logic gates, reducing the cost of the final circuit.


The two states are said to be redundant or equivalent, if every possible set of Inputs generate exactly same output and same next state. When two states are equivalent, one of them can be removed without altering the input-output relationship.

Since'n' Flip-flops produced 2ⁿstate, are duction in the number of states may result in are Reduction in the number of Flip-Flops.

The need for state reduction or state minimization is explained with one example.

Examples:

1. Reduce the number of states in the following state diagram and draw the reduced state diagram



State diagram
Step 1: Determine the state table for given state diagram

Presentstate	Nextstate		Output	
resemblate	X=0	X=1	X=0	X=1
a	b	С	0	0
b	d	е	1	0
С	С	d	0	1
d	a	d	0	0
е	С	d	0	1

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

Step2:Find equivalent states


From the above state table **c**an **de**generate exactly same next state and same

Output for every possible set of inputs. The state \mathbf{c} and \mathbf{e} go to next states \mathbf{c} and \mathbf{d} and have out puts 0 and 1 for x=0 and x=1 respectively. Therefore state \mathbf{e} can be removed and replaced by \mathbf{c} . The final reduced state table is shown below.

Presentstate	Nextstate		Output	
Fresentstate	X=0	X=1	X=0	X=1
a	b	С	0	0
b	d	С	1	0
С	С	d	0	1
d	a	d	0	0

Reduced state table

Step3:Draw state diagram



24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

2.Reduce the number of states in the following statetable and tabulate the reduced statetable.

Presentstate	Nexts	state	Out	put
Fresentstate	X=0	X=1	X=0	X=1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

Soln:

From the above state table \mathbf{e} and \mathbf{g} generate exactly same next state and same output for every possible set of inputs. The state \mathbf{e} and \mathbf{g} go to next states \mathbf{a} and \mathbf{f} and have outputs 0 and 1 for x=0 and x=1 respectively. Therefore state \mathbf{g} can be removed and replaced by \mathbf{e} .

The reduced state table-1 is shown below.

Present state	Next state		Output	
Fresent state	X=0	X=1	X=0	X=1
a	A	b	0	0
b	С	d	0	0
С	A	d	0	0
d	Е	f	0	1
e	A	f	0	1
f	E	f	0	1

Now states d and f are equivalent. Both states go to the same next state(e,f)and have

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

same output (0,1). Therefore one state can be removed; f is replaced by d.

The final reduced state table-2 is shown below.

Present state	Next state		Output	
Fresent state	X=0	X=1	X=0	X=1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	d	0	1
e	a	d	0	1

Reducedstatetable-2

Thus 7 states are reduced into 5 states

2. Determine a minimal state table equivalent furnished below

Present state	Next	state
Fresent state	X=0	X=1
1	1,0	1,0
2	1,1	6,1
3	4,0	5,0
4	1,1	7,0
5	2,0	3,0
6	4,0	5,0
7	2,0	3,0

Soln:

Present state	Next state		Output	
1 resent state	X=0	X=1	X=0	X=1
1	1	1	0	0
2	1	6	1	1
3	4	5	0	0
4	1	7	1	0
5	2	3	0	0
6	4	5	0	0
7	2	3	0	0

From the above state table, $\mathbf{5}$ and $\mathbf{7}$ generate exactly same next state and same output for every possible set of inputs. The state $\mathbf{5}$ and $\mathbf{7}$ go to next states $\mathbf{2}$ and $\mathbf{3}$ and have outputs $\mathbf{0}$ and $\mathbf{0}$ for $\mathbf{x} = \mathbf{0}$ and $\mathbf{x} = \mathbf{1}$ respectively. Therefore state $\mathbf{7}$ can be removed and replaced by $\mathbf{5}$.

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

Similarly,3 and 6 generate exactly same next state and same output for every possible set of inputs. The state 3 and 6 go to next states 4 and 5 and have outputs 0 and for x=0 and x=1respectively. Therefore state 6 can be removed and replacedby3. The final reduced state table is shown below.

Present state	Next state		Output	
Present state	X=0	X=1	X=0	X=1
1	1	1	0	0
2	1	3	1	1
3	4	5	0	0
4	1	5	1	0
5	2	3	0	0

Reduced state table

Thus 7 states are reduced into 5 state.

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

3. Minimize the following state table

Dragant state	Next	state
Present state	X=0	X=1
A	D,0	С,1
В	E,1	A,1
С	Н, 1	D,1
D	D,0	C,1
Е	В,0	G, 1
F	Н, 1	D,1
G	A,0	F,1
Н	C,0	A,1
I	G, 1	Н,1

Soln:

Present state	Next	Next state		put
Present state	X=0	X=1	X=0	X=1
A	D	С	0	1
В	Е	A	1	1
С	Н	D	1	1
D	D	С	0	1
Е	В	G	0	1
F	Н	D	1	1
G	A	F	0	1
Н	С	A	0	1
I	G	Н	1	1

From the above state table, $\bf A$ and $\bf D$ generate exactly same next state and same output for every possible set of inputs. The state $\bf A$ and $\bf D$ go to next states $\bf D$ and $\bf C$ and have outputs 0 and 1 for x=0 and x=1 respectively. Therefore state $\bf D$ can be removed and replaced by $\bf A$. Similarly, $\bf C$ and $\bf F$ generate exactly same next state and same output for every possible set of inputs. The state $\bf C$ and $\bf F$ go to next states $\bf H$ and $\bf D$ and have outputs 1 and 1 for x=0 and x=1 respectively. Therefore state $\bf F$ can be removed and replaced By $\bf C$

Dragontatata	Nextstate		Output	
Presentstate	X=0	X=1	X=0	X=1
A	A	С	0	1
В	Е	Α	1	1
С	Н	A	1	1
Е	В	G	0	1
G	A	С	0	1
Н	С	Α	0	1
I	G	Н	1	1

Reducedstatetable-1


24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

From the above reduced state table-1, $\bf A$ and $\bf G$ generate exactly same next state and sameoutput for every possible set of inputs. The state $\bf A$ and $\bf G$ go to next states $\bf A$ and $\bf C$ and haveoutputs 0 and 1 for x=0 and x=1 respectively. Therefore state $\bf G$ can be removed and replaced by $\bf A$. The final reduced state table-2 is shown below.

Present state	Next state		Output	
riesent state	X=0	X=1	X=0	X=1
A	A	С	0	1
В	Е	Α	1	1
С	Н	Α	1	1
Е	В	Α	0	1
Н	С	Α	0	1
I	A	Н	1	1

Thus 9 states are reduced in to 6 states.

4. Reduce the following state diagram



SOLN:

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
a	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

State table

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

From the above state table \boldsymbol{e} and \boldsymbol{g} generate exactly same next state and same

output for every possible set of inputs. The state **e** and **g** go to next states **a** and **f** and have outputs 0 and 1 for x=0 and x=1 respectively. Therefore state **g** can be removed and replaced by **e**. The reduced state table-1 is shown below.

Reducedstatetable-1

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
а	a	b	0	0
b	С	d	0	0
С	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1

24EC302-DIGITAL LOGIC CIRCUITS &DESIGN

Now states d and f are equivalent. Both states go to the same next state(e,f) and have same output . The final $\underline{reduced state table-2}$ is shown below.

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
A	A	b	0	0
b	С	d	0	0
С	A	d	0	0
d	E	d	0	1
e	A	d	0	1

Reduced state table-2

Thus 7 states are reduced into 5 states.

The statediagram for the reduced state table-2 is,

Reduced state

