3.1. FLIP-FLOPS

Flip-Flops are synchronous bistable devices (has two outputs Q and Q'). In this case, the term synchronous means that the output changes state only at a specified point on the triggering input called the clock (CLK), i.e., changes in the output occur in synchronization with the clock.

An *edge-triggered Flip-Flop* changes state either at the positive edge (rising edge) or at the negative edge (falling edge) of the clock pulse and is sensitive to its inputs only at this transition of the clock. The different types of edge-triggered Flip-Flops are—

S-R Flip-Flop	(Set – Reset)
J-K Flip-Flop	(Jack Kilby)
D Flip-Flop	(Delay)
T Flip-Flop	(Toggle)

Although the S-R Flip-Flop is not available in IC form, it is the basis for the D and J-K Flip-Flops. Each type can be either positive edge-triggered (no bubble at C input) or negative edge-triggered (bubble at C input).


The key to identifying an edge- triggered Flip-Flop by its logic symbol is the small triangle inside the block at the clock (C) input. This triangle is called the **dynamic input indicator**.

S-R Flip-Flop

The S and R inputs of the S-R Flip-Flop are called *synchronous* inputs because data on these inputs are transferred to the Flip-Flop's output only on the triggering edge of the clock pulse. The circuit is similar to SR latch except enable signal is replaced by clock pulse (CLK). On the positive edge of the clock pulse, the circuit responds to the S and R inputs.

ROHINI COLLEGE OF ENGINEERING AND TECHNOLOGY

24EC302 - DIGITAL LOGIC CIRCUIT AND DESIGN




When S is HIGH and R is LOW, the Q output goes HIGH on the triggering edge of the clock pulse, and the Flip-Flop is SET. When S is LOW and R is HIGH, the Q output goes LOW on the triggering edge of the clock pulse, and the Flip-Flop is RESET. When both S and R are LOW, the output does not change from its prior state. An invalid condition exists when both S and R are HIGH.

State	Q _{n+1}	Qn	R	S	CLK
No Change (NC)	0	0	0	0	1
No Change (NC)	1	1	0	0	1
Deast	0	0	1	0	1
Reset	0	1	1	0	1
Sat	1	0	0	1	1
Set	1	1	0	1	1
Indeterminate	х	0	1	1	1
*	х	1	1	1	1

Truth table for SR Flip-Flop

The timing diagram of positive edge triggered SR flip-flop is shown below.



ROHINI COLLEGE OF ENGINEERING AND TECHNOLOGY

24EC302 - DIGITAL LOGIC CIRCUIT AND DESIGN

Characteristic table and Characteristic equation:

The characteristic table for SR Flip-Flop is shown in the table below. From the table, K-map for the next state transition (Q_{n+1}) can be drawn and the simplified logic expression which represents the characteristic equation of SRFlip-Flop can be found.

S	R	Qn	Q _{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x
	Character	ristic tabl	ρ

Characteristic table

K-map Simplification:


SR	2n 00	01	11	10
0	0	1	0	0
1	1	1	x	x

Characteristic equation:


$$\mathbf{Q}_{n+1} = \mathbf{S} + \mathbf{R'} \mathbf{Q}_n$$

J-K Flip-Flop:

JK means Jack Kilby, Texas Instrument (TI) Engineer, who invented IC in 1958. JK Flip-Flop has two inputs J(set) and K(reset). A JK Flip-Flop can be obtained from the clocked SR Flip-Flop by augmenting two AND gates as shown below.



The data input J and the output Q' are applied o the first AND gate and its output (JQ') is applied to the S input of SR Flip-Flop. Similarly, the data input K and the output Q are applied to the second AND gate and its output (KQ) is applied to the R input of SR Flip-Flop.



Truth table:

J= K= 0

When J=K= 0, both AND gates are disabled. Therefore clock pulse have no effect, hence the Flip-Flop output is same as the previous output.

J= 0, K= 1

When J= 0 and K= 1, AND gate 1 is disabled i.e., S= 0 and R= 1. This condition will reset the Flip-Flop to 0.

J= 1, K= 0


When J= 1 and K= 0, AND gate 2 is disabled i.e., S= 1 and R= 0. Therefore the Flip-Flop will set on the application of a clock pulse.

J= K= 0

When J=K= 1, it is possible to set or reset the Flip-Flop. If Q is High, AND gate 2 passes on a reset pulse to the next clock. When Q is low, AND gate 1 passes on a set pulse to the next clock. Eitherway, Q changes to the complement of the last state i.e., toggle. Toggle means to switch to the opposite state.

CLK	Inp	uts	Output	State	
CLIX	J	К	Q _{n+1}	State	
1	0	0	Qn	No Change	
1	0	1	0	Reset	
1	1	0	1	Set	
1	1	1	Q _n '	Toggle	

The timing diagram of negative edge triggered JK flip-flop is shown below.



Characteristic table and Characteristic equation:

The characteristic table for JK Flip-Flop is shown in the table below. From the table, K-map for the next state transition (Q_{n+1}) can be drawn and the simplified logic expression which represents the characteristic equation of JK Flip-Flop can be found.

Qn	J	К	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

<u>Characteristic</u>	table
-----------------------	-------

K-map Simplification:


Qn	2 00	01	11	10
0	0	0	1	1
1	1	0	0	1

Characteristic equation:

$$\mathbf{Q}_{n+1} = \mathbf{J}\mathbf{Q'} + \mathbf{K'}\mathbf{Q}$$

D Flip-Flop:


Like in D latch, in D Flip-Flop the basic SR Flip-Flop is used with complemented inputs. The D Flip-Flop is similar to D-latch except clock pulse is used instead of enable input.



<u>D Flip-Flop</u>

To eliminate the undesirable condition of the indeterminate state in the RS Flip-Flop is to ensure that inputs S and R are never equal to 1 at the same time. This is done by D Flip-Flop. The D (*delay*) Flip-Flop has one input called delay input and clock pulse input.

The D Flip-Flop using SR Flip-Flop is shown below.




Truth Table:

The truth table of D Flip-Flop is given below.

Clock	D	Q _{n+1}	State
1	0	0	Reset
1	1	1	Set
0	Х	Qn	No Change

Truth table for D Flip-Flop

The timing diagram of positive edge triggered D flip-flop is shown below.



Looking at the truth table for D Flip-Flop we can realize that Q_{n+1} function follows the D input at the positive going edges of the clock pulses.

Characteristic table and Characteristic equation:


The characteristic table for D Flip-Flop shows that the next state of the Flip-Flop is independent of the present state since Q_{n+1} is equal to D. This means that an input pulse will transfer the value of input D into the output of the Flip-Flop independent of the value of the output before the pulse was applied.

The characteristic equation is derived from K-map.

	Qn	D	Q _{n+1}	
	0	0	0	
E.e.	0	1	1	at
	1	0	0	
	1	1	1	
	Cha	racteristi	ic table	

naracteristic

K-map Simplification:




Characteristic equation:

$$\mathbf{Q}_{n+1}=\mathbf{D}.$$


T Flip-Flop

The T (*Toggle*) Flip-Flop is a modification of the JK Flip-Flop. It is obtained from JK Flip-Flop by connecting both inputs J and K together, i.e., single input. Regardless of the present state, the Flip-Flop complements its output when the clock pulse occurs while input T= 1.



When T= 0, Q_{n+1} = Q_n , ie., the next state is the same as the present state and no change occurs.

When T= 1, $Q_{n+1} = Q_n$ ', i.e., the next state is the complement of the present state.



Truth Table:

The truth table of T Flip-Flop is given below.

Т	Qn+1	State
0	Qn	No Change
1	Q _n '	Toggle

Truth table for T Flip-Flop

Characteristic table and Characteristic equation:

The characteristic table for T Flip-Flop is shown below and characteristic

equation is derived using K-map.

Qn	Т	Q _{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

K-map Simplification:

$Q_n \stackrel{T}{\checkmark}$	0	1
0	0	
1		0

Characteristic equation:

 $Q_{n+1} = TQ_n' + T'Q_n$

APPLICATION TABLE (OR) EXCITATION TABLE:

The *characteristic table* is useful for **analysis** and for defining the operation of the Flip-Flop. It specifies the next state (Q_{n+1}) when the inputs and present state are known.

The *excitation or application table* is useful for **design** process. It is used to find the Flip-Flop input conditions that will cause the required transition, when the present state (Q_n) and the next state (Q_{n+1}) are known.

Characteristic Table

SR Flip- Flop:

Modified Table

Present State	Inputs S R		Next State
Qn			Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	х
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	х

Present State	Next State	Inputs		Inp	outs
Qn	Q _{n+1}	S	R	S	R
0	0	0	0	0	x
0	0	0	1	0	
0	1	1	0	1	0
1	0	0	1	0	1
1	1	0	0	x	0
1	1	1	0	Λ	U

Present State	Next State	Inp	Inputs	
Qn	Q _{n+1}	S	R	
0	0	0	x	
0	1	1	0	
1	0	0	1	
1	1	x	0	

Excitation Table

The above table presents the excitation table for SR Flip-Flop. It consists of present state (Q_n) , next state (Q_{n+1}) and a column for each input to show how the required transition is achieved.

There are 4 possible transitions from present state to next state. The required Input conditions for each of the four transitions are derived from the information available in the characteristic table. The symbol 'x' denotes the don't care condition; it does not matter whether the input is 0 or 1.

Present State	Inp	uts	Next State		Present State	Next State	Inp	outs	Inp	outs
Qn	J	K	Q _{n+1}		Qn	Q _{n+1}	J	K	J	К
0	0	0	0		0	0	0	0	0	v
0	0	1	0		0	0	0	1	0	х
0	1	0	1		0	1	1	0	1	
0	1	1	1	\sim	0	1	1	1	I	Х
1	0	0	1	110771	1	0	0	1		1
1	0	1	0		1	0	1	1	X	1
1	1	0	1		1	1	0	0		
1	1	1	0		1	1	1	0	X	0

JK Flip-Flop:

Characteristic Table

Modified Table

Present State	Next State	Inputs	
Qn	Qn+1	J	К
0	0	0	х
0	1	1	x
1	0	x	1
1	1	x	0

Present State	Input	Next State	Preser State		Input
Qn	D	Q _{n+1}	Qn	Q _{n+1}	D
0	0	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	0
1	3 ¹	1	1	1	1

D Flip-Flop:

Characteristic Table

Excitation Table

ROHINI COLLEGE OF ENGINEERING AND TECHNOLOGY

T Flip-Flop:


Present	-	Next		Present	Next	Input
State	Input	State		State	State	mput
Qn	Т	Qn+1		Qn	Q _{n+1}	Т
0	0	0		0	0	0
0	1	1	CHUCK	0	1	1
1	0	1	GINEERIN	1	0	1
1	1	0		1	1	0

Characteristic Table

Excitation Table

Master-Slave JK Flip-Flop

A master-slave Flip-Flop consists of clocked JK flip-flop as a master and clocked SR flip-flop as a slave. The output of the master flip-flop is fed as an input to the slave flip-flop. Clock signal is connected directly to the master flip-flop, but is connected through inverter to the slave flip-flop. Therefore, the information present at the J and K inputs is transmitted to the output of master flip-flop on the positive clock pulse and it is held there until the negative clock pulse occurs, after which it is allowed to pass through to the output of slave flip-flop. The output of the slave flip-flop is connected as a third input of the master JK flip-flop.



When **J**= **1** and **K**= **0**, the master sets on the positive clock. The high Y output of the master drives the S input of the slave, so at negative clock, slave sets, copying the action of the master.


NGINEERIA

When J=0 and K=1, the master resets on the positive clock. The high Y' output of the master goes to the R input of the slave. Therefore, at the negative clock slave resets, again copying the action of the master.


When J= 1 and K= 1, master toggles on the positive clock and the output of master is copied by the slave on the negative clock. At this instant, feedback inputs to the master flip-flop are complemented, but as it is negative half of the clock pulse, master flip-flop is inactive. This prevents **race around condition**.

The clocked master-slave J-K Flip-Flop using NAND gate is shown below.





The input and output waveforms of master-slave JK flip-flop is shown below.



Input and output waveform of master-slave flip-flop