



$V_{ref}$  is a stable reference voltage provided by a precision [voltage regulator](#) as part of the converter circuit, not shown in the schematic. As the analog input voltage exceeds the reference voltage at each [comparator](#), the comparator outputs will sequentially saturate to a high state. The priority encoder generates a binary number based on the highest-order active input, ignoring all other active inputs.


The 3-bit flash type ADC consists of a voltage divider network, 7 comparators and a priority encoder.

The **working** of a 3-bit flash type ADC is as follows.

- The **voltage divider network** contains 8 equal resistors. A reference voltage VR is applied across that entire network with respect to the ground. The voltage drop across each resistor from bottom to top with respect to ground will be the integer multiples (from 1 to 8) of  $VR/8$ .
- The external **input voltage**  $V_i$  is applied to the non-inverting terminal of all comparators. The voltage drop across each resistor from bottom to top with respect to ground is applied to the inverting terminal of comparators from bottom to top.
- At a time, all the comparators compare the external input voltage with the voltage drops present at the respective other input terminal. That means, the comparison operations take place by each comparator **parallelly**.
- The **output of the comparator** will be '1' as long as  $V_i$  is greater than the voltage drop present at the respective other input terminal. Similarly, the output of comparator will be '0', when,  $V_i$  is less than or equal to the voltage drop present at the respective other input terminal.
- All the outputs of comparators are connected as the inputs of **priority encoder**. This priority encoder produces a binary code (digital output), which is corresponding to the high priority input that has '1'.
- Therefore, the output of priority encoder is nothing but the binary equivalent

(digital output) of external analog input voltage,  $V_i$ .

- The flash type ADC is used in the applications where the conversion speed of analog input into digital data should be very high.



For this particular application, a regular priority encoder with all its inherent complexity isn't necessary. Due to the nature of the sequential comparator output states (each comparator saturating "high" in sequence from lowest to highest), the same "highest-order-input selection" effect may be realized through a set of Exclusive-OR gates, allowing the use of a simpler, non-priority encoder: