### 2.4 BINARY ADDER \& SUBTRACTOR

Addition and Subtraction are two basic Arithmetic Operations that must be performed by any Digital Computer. If both these operations can be properly implemented, then Multiplication and Division tasks become easy (as multiplication is repeated addition anddivision is repeated subtraction).

Consider the operation of adding two binary numbers, which is one of the fundamental tasks performed by a digital computer. The four basic addition operations two single bitbinary numbers are:

- $0+0=0$
- $1+0=1$
- $0+1=1$
- $1+1=($ Carry $) 10$

| 1 | 1 | 0 | 0 |  |
| ---: | :---: | :---: | :---: | :---: |
| $\frac{+1}{2}$ | $\frac{+0}{1}$ | $\frac{+1}{1}$ | $\frac{+0}{4}$ |  |
| (carry)1 | 0 | 1 | 1 | 0 |

In the first three operations, each binary addition gives sum as one bit, i.e., either 0 or 1 . But for the fourth addition operation (where the inputs are 1 and 1), the result consists of two binary digits. Here, the lower significant bit is called as the 'Sum Bit', while the higher significant bit is called as the 'Carry Bit'.

For single bit additions, there may not be an issue. The problem may arise when we try to add binary numbers with more than one bit.

The logic circuits which are designed to perform the addition of two binary numbers are called as Binary Adder Circuits. Depending on how they handle the output of the ' $1+1$ ' addition, they are divided into:

- Half Adder
- Full Adder

Let us take a look at the binary addition performed by various adder circuits.

## Half Adder

A logic circuit used for adding two 1-bit numbers or simply two bits is called as a Half Adder circuit. This circuit has two inputs and two outputs. The inputs are the two 1-bit binary numbers (known as Augend and Addend) and the outputs are Sum and Carry. The following image shows the block diagram of Half Adder.

The truth table of the Half Adder is shown in the following table.

INPUT
A
B
0
1
0
1

## OUTPUT

Sum

0

1
1
0

If we observe the 'Sum' values in the above truth table, it resembles an Ex-OR Gate. Similarly, the values for 'Carry' in the above truth table resembles an AND Gate.


Figure 2.4.1 Half Adder
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]
So, to properly implement a Half Adder, you need two Logic Gates: an XOR gate for ‘Sum' Output and an AND gate for 'Carry' output.

In the above half adder circuit, inputs are labeled as A and B. The 'Sum' output is labeled as summation symbol $(\Sigma)$ and the Carry output is labeled with $\mathrm{C}_{\mathrm{O}}$.

Half adder is mainly used for addition of augend and addend of first order binary numbers i.e., 1-bit binary numbers. We cannot add binary numbers with more than one bit as the Half Adder cannot include the 'Carry' information from the previous sum.

Due to this limitation, Half Adder is practically not used in many applications, especially in multi-digit addition. In such applications, carry of the previous digit addition must be added along with two bits; hence it is a three bit addition.

## Full Adder

A Full Adder is a combinational logic circuit which performs addition on three bits and produces two outputs: a Sum and a Carry. As we have seen that the Half Adder cannot respond to three inputs and hence the full adder is used to add three digits at a time.

It consists of three inputs, of which two are input variables representing the two significant bits to be added, whereas the third input terminal is the carry from the previous addition. The two outputs are a Sum and Carry outputs.

The following image shows a block diagram of a Full Adder where the inputs are labelled as $\mathrm{A}, \mathrm{B}$ and $\mathrm{C}_{\mathrm{IN}}$, while the outputs are labelled as $\sum$ and $\mathrm{C}_{\text {out }}$.

| $\mathbf{C}_{\text {in }}$ | $\mathbf{B}$ | $\mathbf{A}$ | $\sum$ | $\mathbf{C}_{\text {out }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ |
| 0 | 0 | 1 | $\mathbf{1}$ | $\mathbf{0}$ |
| 0 | 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ |
| 0 | 1 | 1 | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 0 | 0 | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | 0 | 1 | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 1 | 0 | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 1 | 1 | $\mathbf{1}$ | $\mathbf{1}$ |

Truth Table

Coming to the truth table, the following table shows the truth table of a Full Adder.

| A | B | $\mathrm{C}_{\text {IN }}$ | Sum | Cout |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

From the above truth table, we can obtain the Boolean Expressions for both the Sum and Carry Outputs. Using those expressions, we can build the logic circuits for Full Adder. But by simplifying the equations further, we can derive at a point that a Full Adder can be easily implemented using two Half Adders and an OR Gate.

The following image shows a Full Adder Circuit implemented using two Half Adders and an OR Gate. Here, A and B are the main input bits, $\mathrm{C}_{\mathrm{IN}}$ is the carry input, $\sum$ and Cout are the Sum and Carry Outputs respectively.


Figure 2.4.2 Full Adder
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

## Parallel Binary Adders

As we discussed, a single Full Adder performs the addition of two one bit numbers and also the carry input. For performing the addition of binary numbers with more than one bit, more than one full adder is required and the number of Full Adders depends on the number bits. Thus, a Parallel Adder, is a combination of Multiple Full Adders and is used for adding all bits of the two numbers simultaneously.

By connecting ' $n$ ' number of full adders in parallel, an n-bit Parallel Adder can be constructed. From the below figure, it is to be noted that there is no carry at the least significant position, hence we can use either a half adder or make the carry input of full adder as zero at this position.


Figure 2.4.3 Parallel Binary Adders
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

The following figure shows a Parallel 4-bit Binary Adder, which has three full adders and one half adder. The two binary numbers to be added are ' $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ ' and ' $\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}$ ', which are applied to the corresponding inputs of the Full Adders. This parallel adder produces their result as ' $C_{4} S_{3} S_{2} S_{1} S_{0}{ }^{6}$, where $C_{4}$ is the final carry.

In the 4 bit adder, first block is a half-adder that has two inputs as $A_{0} B_{0}$ and produces a sum $\mathrm{S}_{0}$ and a carry bit $\mathrm{C}_{1}$. The first block can also be a full adder and if so, then the input Carry $\mathrm{C}_{0}$ must be 0 .


Figure 2.4.4 Parallel 4- Bit Binary Adders
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

Next three blocks should be full adders, as there are three inputs applied to them (two main binary bits and a Carry bit from the previous stage).

Hence, the second block full adder produces a sum $\mathrm{S}_{1}$ and a carry $\mathrm{C}_{2}$. This will be followed by other two full adders and thus the final result is $C_{4} S_{3} S_{2} S_{1} S_{0}$.

Commonly, the Full Adders are designed in dual in-line package integrated circuits. 74LS283 is a popular 4-bit full adder IC. Arithmetic and Logic Unit or ALU of an unit computer consist of these parallel adders to perform the addition of binary numbers.

## Binary Subtraction Circuits

Another basic arithmetic operation to be performed by Digital Computers is the Subtraction. Subtraction is a mathematical operation in which one integer number is deducted from another to obtain the equivalent quantity. The number from which other number is to be deducted is called as 'Minuend' and the number subtracted from the minuend is called 'Subtrahend'.

Similar to the binary addition, binary subtraction is also has four possible basic operations. They are:

- $0-0=0$
- $0-1=$ (Borrow) 11
- $1-0=1$
- $1-1=0$


Figure 2.4.5 Subtraction
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

The above figure shows the four possible rules or elementary operations of the binary subtractions. In all the operations, each subtrahend bit is deducted from the minuend bit. But in the second rule, minuend bit is smaller than the subtrahend bit, hence 1 is borrowed to perform the subtraction. Similar to the adder circuits, basic subtraction circuits are also of two types:

- Half Subtractor
- Full Subtractor


## Half Subtractors

A Half Subtractor is a multiple output Combinational Logic Circuit that does the subtraction of two 1-bit binary numbers. It has two inputs and two outputs. The two inputs correspond to the two 1-bit binary numbers and the two outputs corresponds to the Difference bit and Borrow bit (in contrast to Sum and Carry in Half Adder).

From the above truth table, we can say that the 'Difference' output of the Half Subtractor is similar to an XOR output (which is also same as the Sum output of the Half Adder).

Thus, the Half Subtraction is also performed by the Ex-OR gate with an AND gate with one inverted input and one normal input, requiring to perform the Borrow operation.

Following table shows the truth table of a Half Subtractor.

INPUT
A
B

0

1
0
1

OUTPUT
Difference Borrow

0
0
1
0
0

The following image shows the logic circuit of a Half Adder.


Block Diagram

| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{D}$ | $\mathbf{B}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ |
| 0 | 1 | $\mathbf{1}$ | $\mathbf{1}$ |
| 1 | 0 | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | 1 | $\mathbf{0}$ | $\mathbf{0}$ |

Truth Table

Figure 2.4.5 Half Subtractors
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

This circuit is similar to that of the Half Adder with only difference being the minuend input i.e., A is complemented before applied at the AND gate to implement the borrow output.

In case of multi-digit subtraction, subtraction between the two digits must be performed along with borrow of the previous digit subtraction, and hence a subtractor needs to have three inputs, which is not possible with a Half Subtractor. Therefore, a half subtractor has limited set of applications and strictly speaking, it is not used in practice.

## Full Subtractor

A Full Subtractor is a combinational logic circuit which performs a subtraction between the two 1-bit binary numbers and it also considers the borrow of the previous bit i.e., whether 1 has been borrowed by the previous minuend bit.

So, a Full Subtractor has three inputs, in which two inputs corresponding to the two bits to be subtracted (minuend A and subtrahend B), and a borrow bit, usually represented as $\mathrm{B}_{\text {IN }}$, corresponding to the borrow operation. There are two outputs, one corresponds to the difference D output and the other Borrow output $\mathrm{B}_{\mathrm{O}}$.

The following table shows the truth table of a Full Subtractor.
INPUT

| A | B | $\mathrm{B}_{\text {IN }}$ | D | $\mathrm{B}_{\text {OUT }}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

By deriving the Boolean expression for the full subtractor from above truth table, we get the expression that tells that a full subtractor can be implemented with half subtractors with OR gate as shown in figure below.

By comparing the adder and subtractor circuits and truth tables, we can observe that the output D in the full subtractor is exactly same as the output S of the full adder. And the only difference is that input variable A is complemented in the full subtractor.

The following image shows the block diagram of a full subtractor.


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{B}_{\text {in }}$ | $\mathbf{D}$ | $\mathbf{B}_{\mathbf{o}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | $\mathbf{0}$ | $\mathbf{0}$ |
| 0 | 0 | 1 | $\mathbf{1}$ | $\mathbf{1}$ |
| 0 | 1 | 0 | $\mathbf{1}$ | $\mathbf{1}$ |
| 0 | 1 | 1 | $\mathbf{0}$ | $\mathbf{1}$ |
| 1 | 0 | 0 | $\mathbf{1}$ | $\mathbf{0}$ |
| 1 | 0 | 1 | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 1 | 0 | $\mathbf{0}$ | $\mathbf{0}$ |
| 1 | 1 | 1 | $\mathbf{1}$ | $\mathbf{1}$ |

Truth Table
Figure 2.4.5 Full Subtractors
[Source: https://www.javatpoint.com/full-subtractor-in-digital-electronics]


Figure 2.4.5 Full Subtractors by Two Subtractors
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

Therefore, it is possible to convert the full adder circuit into full subtractor by simply complementing the input A before it is applied to the gates to produce the final borrow bit output Bo.

## Parallel Binary Subtractors

To perform the subtraction of binary numbers with more than one bit, we have to use the Parallel Subtractors. This parallel subtractor can be designed in several ways, including combination of half and full subtractors, all full subtractors, all full adders with subtrahend complement input, etc.

The below figure shows a 4 bit Parallel Binary Subtractor formed by connecting one half subtractor and three full subtractors.

In this subtractor, 4 bit minuend ' $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}{ }^{\prime}$ is subtracted by 4 bit subtrahend ' $B_{3} \quad B_{2} \quad B_{1} \quad B_{0}$ ' and the result is the difference output ' $D_{3} D_{2} D_{1} D_{0}$ '. The borrow output of each subtractor is connected as the borrow input to the next subtractor.


Figure 2.4.6 Parallel Binary Subtractors
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

It is also possible to design a 4 bit parallel subtractor using 4 full adders as shown in the below figure. This circuit performs the subtraction operation by considering the principle that the addition of minuend and the complement of the subtrahend is equivalent to the subtraction process.

We know that the subtraction of A by B is obtained by taking 2 's complement of B and adding it to A . The 2 's complement of B is obtained by taking 1 's complement and adding 1 to the least significant pair of bits.

Hence, in this circuit 1's complement of B is obtained with the inverters (NOT gate) and a 1 can be added to the sum through the input carry.

## Parallel Adder / Subtractor

The operations of both addition and subtraction can be performed by a one common binary adder. Such binary circuit can be designed by adding an Ex-OR gate with each full adder as shown in below figure. The figure below shows the 4 bit parallel binary adder/subtractor which has two 4 bit inputs as ' $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}{ }^{\prime}$ and ' $\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}{ }^{\text {' }}$.

The mode input control line M is connected with carry input of the least significant bit of the full adder. This control line decides the type of operation, whether addition or subtraction.


Figure 2.4.7 Parallel Adder / Subtractor
[Source: https://www.electronicshub.org/binary-adder-and-subtractor/]

When $\mathrm{M}=1$, the circuit is a subtractor and when $\mathrm{M}=0$, the circuit becomes adder. The Ex-OR gate consists of two inputs to which one is connected to the B and other to input M. When $\mathrm{M}=0$, B Ex-OR of 0 produce B . Then, full adders add the B with A with carry input zero and hence an addition operation is performed.

When $\mathrm{M}=1$, B Ex-OR of 0 produce B complement and also carry input is 1 . Hence the complemented B inputs are added to A and 1 is added through the input carry, nothing but a 2's complement operation. Therefore, the subtraction operation is performed.

