# ANALOG TO DIGITAL & DIGITAL TO ANALOG CONVERTERS

# **D TO A CONVERTER- SPECIFICATIONS**

D/A converters are available with wide range of specifications specified by manufacturer. Some of the important specifications are Resolution, Accuracy, linearity, monotonicity, conversion time, GINEERIA settling time and stability.

# **Resolution:**

Resolution is defined as the number of different analog output voltage levels that can be provided by a DAC. Or alternatively resolution is defined as the ratio of a change in output voltage resulting for a change of 1 LSB at the digital input. Simply, resolution is the value of LSB.

Resolution (Volts) =  $V_{OFS} / (2^n - 1) = 1$  LSB increment

Where n' is the number of input bits

\_Vo<sub>FS</sub>' is the full scale output voltage.

Example:

Resolution for an 8 - bit DAC for example is said to have

:8 – bit resolution

: A resolution of 0.392 of full-Scale (1/255)

: A resolution of 1 part in 255.

Thus resolution can be defined in many different ways.

The following table shows the resolution for 6 to 16 bit DACs

S.No.	Bits	Intervals	LSB size (% of full-scale)	LSB size (For a 10 V full-scale)
1.	6	63		158.8 mV
2.	8	255	0.392	39.2 mV
3.	10	1023	0.0978	9.78 mV
4.	12	4095	0.0244	2.44 mV
5.	14	16383	0.0061	0.61 mV
6.	16	65535	0.0015	0.15 mV

### Accuracy:

Absolute accuracy is the maximum deviation between the actual converter output and the ideal converter output. The ideal converter is the one which does not suffer from any problem. Whereas, the actual converter output deviates due to the drift in component values, mismatches, aging, noise and other sources of errors.

The relative accuracy is the maximum deviation after the gain and offset erro rs have been removed. Accuracy is also given in terms of LSB increments or percentage of full-scale voltage. Normally, the data sheet of a D/A converter specifies the relative accuracy rather than absolute accuracy.

## Linearity:

Linearity error is the maximum deviation in step size from the ideal step size. Some D/A converters are having a linearity error as low as 0.001% of full scale. The linearity of a D/A converter is defined as the precision or exactness with which the digital input is converted into analog output. An ideal D/A converter produces equal increments or step sizes at output for every change in equal increments of binary input.

## **Monotonicity:**

A Digital to Analog converter is said to be monotonic if the analog output increases for an increase in the digital input. A monotonic characteristics is essential in control applications. Otherwise it would lead to oscillations. If a DAC has to be monotonic, the error should be less than  $\pm$  (1/2) LSB at each output level. Hence all the D/A converters are designed such that the linearity error satisfies the above condition.

ALAULAN, KANYAKUNAN

When a D/A Converter doesn't satisfy the condition described above, then, the output voltage may decrease for an increase in the binary input.

## **Conversion Time:**

It is the time taken for the D/A converter to produce the analog output for the given binary input signal. It depends on the response time of switches and the output of the Amplifier. D/A converters speed can be defined by this parameter. It is also called as setting time.

## Settling time:

# NGINEERIA

It is one of the important dynamic parameter. It represents the time it takes for the output to settle within a specified band  $\pm$  (1/2) LSB of its final value following a code change at the input (Usually a full-scale change). It depends on the switching time of the logic circuitry due to internal parasitic capacitances and inductances. A typical settling time ranges from 100 ns to 10 µs depending on the word length and type of circuit used.

## **Stability:**

The ability of a DAC to produce a stable output all the time is called as Stability. The performance of a converter changes with drift in temperature, aging and power supply variations. So all the parameters such as offset, gain, linearity error & monotonicity may change from the values specified in the datasheet. Temperature sensitivity defines the stability of a D/A converter.

OBSERVE OPTIMIZE OUTSPRE

CULAM, KANYAK

# DIGITAL TO ANALOG CONVERSION

A DAC converts an abstract finite-precision number (usually a fixed-point binary number) into a concrete physical quantity (e.g., a voltage or a pressure). In particular, DACs are often used to convert finite-precision time series data to a continually-varying physical signal.

A typical DAC converts the abstract numbers into a concrete sequence of impulses that are then processed by a reconstruction filter using some form of interpolation to fill in data between the impulses. Other DAC methods (e.g., methods based on Delta-sigma modulation) produce a pulse-density modulated signal that can then be filtered in a similar way to produce a smoothly- varying signal.

By the Nyquist–Shannon sampling theorem, sampled data can be reconstructed perfectly provided that its bandwidth meets certain requirements (e.g., a baseband signal with bandwidth less than the Nyquist frequency). However, even with an ideal reconstruction filter, digital sampling introduces quantization that makes perfect reconstruction practically impossible. Increasing the digital resolution (i.e., increasing the number of bits used in each sample) or introducing sampling dither can reduce this error.

DACs are at the beginning of the analog signal chain, which makes them very important to system performance. The most important characteristics of these devices are:

**Resolution**: This is the number of possible output levels the DAC is designed to reproduce. This is usually stated as the number of bits it uses, which is the base two logarithm of the number of levels. For instance a 1 bit DAC is designed to reproduce 2 ( $2^1$ ) levels while an 8 bit DAC is designed for 256 ( $2^8$ ) levels. Resolution is related to the **effective number of bits**(ENOB) which is a measurement of the actual resolution attained by the DAC.

**Maximum sampling frequency**: This is a measurement of the maximum speed at which the DACs circuitry can operate and still produce the correct output. As stated in the Nyquist–Shannon sampling theorem, a signal must be sampled at over twice the frequency of the desired signal. For instance, to reproduce signals in all the audible spectrum, which includes frequencies of up to 20 kHz, it is necessary to use DACs that operate at over 40 kHz. The CD standard samples audio at 44.1 kHz, thus DACs of this frequency are often used. A common frequency in cheap computer sound cards is 48 kHz—many work at only this frequency, offering the use of other

sample rates only through (often poor) internal resampling.

**Monotonicity**: This refers to the ability of a DAC's analog output to move only in the direction that the digital input moves (i.e., if the input increases, the output doesn't dip before asserting the correct output.) This characteristic is very important for DACs used as a low frequency signal source or as a digitally programmable trim element.

**THD**+**N** : This is a measurement of the distortion and noise introduced to the signal by the DAC. It is expressed as a percentage of the total power of unwanted harmonic distortion and noise that accompany the desired signal. This is a very important DAC characteristic for dynamic and small signal DAC applications.

**Dynamic range** : This is a measurement of the difference between the largest and smallest signals the DAC can reproduce expressed in decibels. This is usually related to DAC resolution and noise floor.

Other measurements, such as phase distortion and sampling period instability, can also be very important for some applications.

# BINARY-WEIGHTED RESISTOR DAC

The binary-weighted-resistor DAC employs the characteristics of the inverting summer Op Amp circuit. In this type of DAC, the output voltage is the inverted sum of all the input voltages. If the input resistor values are set to multiples of two: 1R, 2R and 4R, the output voltage would be equal to the sum of V1, V2/2 and V3/4. V1 corresponds to the most significant bit (MSB) while V3 corresponds to the Op least significant bit (LSB).

The circuit for a 4-bit DAC using binary weighted resistor network is shown below:



The binary inputs,  $a_i$  (where i = 1, 2, 3 and 4) have values of either 0 or 1. The value, 0, represents an open switch while 1 represents a closed switch.

The operational amplifier is used as a summing amplifier, which gives a weighted sum of the binary input based on the voltage,  $V_{ref}$ .

ULAM, KANYAK

For a 4-bit DAC, the relationship between V<sub>out</sub> and the binary input is as follows:

$$V_{\text{OUT}} = -iR_{f}$$

$$= -\left[V_{\text{ref}}\left(\frac{a_{1}}{2R} + \frac{a_{2}}{4R} + \frac{a_{3}}{8R} + \frac{a_{4}}{16R}\right)\right]R_{f}$$

$$= -\frac{V_{\text{ref}}R_{f}}{R}\left(\frac{a_{1}}{2} + \frac{a_{2}}{4} + \frac{a_{3}}{8} + \frac{a_{4}}{16}\right)$$

$$= -\frac{V_{\text{ref}}R_{f}}{R}\left(\frac{a_{1}}{2^{1}} + \frac{a_{2}}{2^{2}} + \frac{a_{3}}{2^{3}} + \frac{a_{4}}{2^{4}}\right)$$

The negative sign associated with the analog output is due to the connection to a summing amplifier, which is a polarity- inverting amplifier. When a signal is applied to the latter type of amplifier, the polarity of the signal is reversed (i.e. a + input becomes -, or vice versa).

For a n-bit DAC, the relationship between V<sub>out</sub> and the binary input is as follows:

NIL (

$$V_{\text{OUT}} = -\frac{V_{\text{ref}} R_f}{R} \sum_{i=1}^{n} \frac{a_i}{2^i}$$

Analog Voltage Output: An Example

- T //

As an example, consider the following given parameters:  $V_{ref} = 5 V$ , R = 0.5 k and  $R_f = 1 k$ . The voltage outputs,  $V_{out}$ , corresponding to the respective binary inputs are as follows:

r (c. 7 / / /

ካ የቀራ

	1.4	~_	27			
<b>1</b> 5	Digital Input			put	VOUT (Volts)	王
īz I	a1	$\mathbf{a}_2$	a3	a4	,	121
1 = 1	0	0	0	0	0	)/o/
	0	0	0	1	- 0.625	//₽/-
*	0	0	1	0	- 1.250	*
	0	0	1	1	- 1.875	S11
	0	1	0	0	- 2.500	
ORen	0	1	0	1	- 3.125	se bD
	0	1	1	0	- 3.750	ALC: N
	0	1	1	1	- 4.375	
	1	0	0	0	- 5.000	
	1	0	0	1	- 5.625	
	1	0	1	0	- 6.250	

### ROHINI COLLEGE OF ENGINEERING & TECHNOLOGY

- 6.875	1	1	0	1
- 7.500	0	0	1	1
8.125	1	0	1	1
- 8.750	0	1	1	1
- 9.375	1	1	1	1

Table 1: Voltage Output of 4-bit DAC using Binary Weighted Resistor Network

The LSB, which is also the incremental step, has a value of - 0.625 V while the MSB or the full scale has a value of - 9.375 V.

## Practical Limitations:

- The most significant problem is the large difference in resistor values required between the LSB and MSB, especially in the case of high resolution DACs (i.e. those that has large number of bits). For example, in the case of a 12-bit DAC, if the MSB is 1 k $\Box$ , then the LSB is a staggering 2 M $\Box$ .
- The maintanence of accurate resistances over a large range of values is problematic. With the current IC fabrication technology, it is difficult to manufacture resistors over a wide resistance range that maintain an accurate ratio especially with variations in temperature.

# OBSERVE R-2R LADDER DACORE ND

An enhancement of the binary-weighted resistor DAC is the R-2R ladder network. This type of DAC utilizes Thevenin's theorem in arriving at the desired output voltages. The R-2R network consists of resistors with only two values - R and 2xR. If each input is supplied either 0 volts or reference voltage, the output voltage will be an analog equivalent of the binary value of the three bits. VS2 corresponds to the most significant bit (MSB) while VS0 corresponds to the least significant bit (LSB).



Vout = -(VMSB + Vn + VLSB) = -(VRef + VRef/2 + VRef/4)

# The R/2R DAC

An alternative to the binary-weighted- input DAC is the so-called R/2R DAC, which uses fewer unique resistor values. A disadvantage of the former DAC design was its requirement of several different precise input resistor values: one unique value per binary input bit. Manufacture may be simplified if there are fewer different resistor values to purchase, stock, and sort prior to assembly.

Of course, we could take our last DAC circuit and modify it to use a single input resistance value, by connecting multiple resistors together in series:



Unfortunately, this approach merely substitutes one type of complexity for another: volume of

### EE 8451 - LINEAR INTEGRATED CIRCUITS AND APPLICATIONS

#### **ROHINI COLLEGE OF ENGINEERING & TECHNOLOGY**

components over diversity of component values. There is, however, a more efficient design methodology. By constructing a different kind of resistor network on the input of our summing circuit, we can achieve the same kind of binary weighting with only two kinds of resistor values, and with only a modest increase in resistor count. This "ladder" network looks like this:



Mathematically analyzing this ladder network is a bit more complex than for the previous circuit, where each input resistor provided an easily-calculated gain for that bit. For those who are interested in pursuing the intricacies of this circuit further, you may opt to use Thevenin's theorem for each binary input (remember to consider the effects of the *virtual ground*), and/or use a simulation program like SPICE to determine circuit response. Either way, you should obtain the following table of figures:



**EE 8451 - LINEAR INTEGRATED CIRCUITS AND APPLICATIONS** 

#### **ROHINI COLLEGE OF ENGINEERING & TECHNOLOGY**

	101		-6.25 V	
	110		-7.50 V	
	111		-8.75 V	

As was the case with the binary-weighted DAC design, we can modify the value of the feedback resistor to obtain any "span" desired. For example, if we're using +5 volts for a "high" voltage level and 0 volts for a "low" voltage level, we can obtain an analog output directly corresponding to the binary input (011 = -3 volts, 101 = -5 volts, 111 = -7 volts, etc.) by using a feedback resistance with a value of 1.6R instead of 2R.

# **INVERTED OR CURRENT MODE DAC**

As the name implies, Current mode DACs operates based on the ladder currents. The ladder is formed by resistance R in the series path and resistance 2R in the shunt path. Thus the current is divided into i1, i2, i3 ...... in in each arm. The currents are either diverted to the ground bus (io) or to the Virtual-ground bus ( $\overline{io}$ ).

PALKULAM, KANYAKU

OBSERVE OPTIMIZE OUTSPREAD

The currents are given as

 $i1 = \text{VREF/2R} = (\text{VREF/R}) 2^{-1}, i2 = (\text{VREF})/2)/2\text{R} = (\text{VREF/R}) 2^{-2} \dots i_n = (\text{VREF/R}) 2^{-n}.$ And the relationship between the currents are given as

$$i2 = i_{1}/2$$
  
 $i3 = i_{1}/4$   
 $i4 = i_{1}/8$   
 $in = i_{1}/2^{n-1}$ 

Using the bits to identify the status of the switches, and letting  $V_0 = -R_f i_o$  gives

 $V_0 = - (R_f/R) V_{REF} (b_1 2^{-1} + b_2 2^{-2} + \dots + b_n 2^{-n})$ 

The two currents io and  $i\overline{o}$  are complementary to each other and the potential of io bus must be sufficiently close to that of the  $i\theta$  bus. Otherwise, linearity errors will occur. The final op-amp is used as current to voltage converter.

Advantages

1. The major advantage of current mode D/A converter is that the voltage change across each switch is minimal. So the charge injection is virtually eliminated and the switch driver design is made simpler.

2. In Current mode or inverted ladder type DACs, the stray capacitance do not affect the speed of response of the circuit due to constant ladder node voltages. So improved speed performance.

# **VOLTAGE MODE DAC**

This is the alternative mode of DAC and is called so because, the 2R resistance in the shunt path is switched between two voltages named as  $V_L$  and  $V_H$ . The output of this DAC is obtained from the leftmost ladder node. As the input is sequenced through all the possible binary state starting from All 0s (0... 0) to all 1s (1... 1). The voltage of this node changes in steps of 2<sup>-n</sup> ( $V_H - V_L$ ) from the

R 0 VO R 2R2R2R2R2R2RÓ b, 62 ba bn-1  $b_1$ 

minimum voltage of  $Vo = V_L$  to the maximum of  $Vo = V_H - 2^{-n} (V_H - V_L)$ .

The diagram also shows a non- inverting amplifier from which the final output is taken. Due to thisbuffering with a non- inverting amplifier, a scaling factor defined by  $K = 1 + (R_2/R_1)$  results.

Advantages

1. The major advantage of this technique is that it allows us to

interpolate between any twovoltages, neither of which need not be a

zero.

2 More accurate selection and design of resistors R and 2R are possible and simple construction.

AM, KANYA

3. The binary word length can be easily increased by adding the required number or R-2R sections.